











CSD25483F4

SLPS449D - OCTOBER 2013-REVISED OCTOBER 2014

CSD25483F4 20 V P-Channel FemtoFET™ MOSFET

Features

- Ultra-Low On-Resistance
- Ultra-Low Q_a and Q_{ad}
- High Operating Drain Current
- Ultra-Small Footprint (0402 Case Size)
 - 1.0 mm × 0.6 mm
- Ultra-Low Profile
 - 0.35 mm Max Height
- Integrated ESD Protection Diode
 - Rated >4 kV HBM
 - Rated >2 kV CDM
- Lead and Halogen Free
- **RoHS Compliant**


2 Applications

- Optimized for load Switch Applications
- Optimized for General Purpose Switching **Applications**
- **Battery Applications**
- Handheld and Mobile Applications

3 Description

This 210 mΩ, 20 V P-Channel FemtoFET™ MOSFET is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing at least a 60% reduction in footprint size.

Typical Part Dimensions



Product Summary

T _A = 25°	°C	TYPICAL VA	UNIT				
V_{DS}	Drain-to-Source Voltage	ge –20					
Q_g	Gate Charge Total (–4.5 V) 959						
Q_{gd}	Gate Charge Gate-to-Drain	161	рС				
		$V_{GS} = -1.8 \text{ V}$	530	mΩ			
R _{DS(on)}	Drain-to-Source On-Resistance	$V_{GS} = -2.5 \text{ V}$	338	mΩ			
		$V_{GS} = -4.5 \text{ V}$	210	mΩ			
V _{GS(th)}	Threshold Voltage	-0.95		V			

Ordering Information(1)

Device	Qty	Media	Package	Ship
CSD25483F4	3000	7-Inch	Femto (0402)	Tape and
CSD25483F4T	250	Reel	1.0 mm × 0.6 mm Land Grid Array (LGA)	Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

7 to condition maximum realings								
$T_A = 25$	s°C	VALUE	UNIT					
V_{DS}	Drain-to-Source Voltage	-20	٧					
V_{GS}	Gate-to-Source Voltage	-12	V					
I_D	Continuous Drain Current ⁽¹⁾	-1.6	Α					
I _{DM}	Pulsed Drain Current ⁽²⁾	-6.5	Α					
	Continuous Gate Clamp Current	-35	mΛ					
I _G	Pulsed Gate Clamp Current ⁽²⁾	-350	mA					
P _D	Power Dissipation ⁽¹⁾	500	mW					
V	Human Body Model (HBM)	4	kV					
V _(ESD)	Charged Device Model (CDM)	2	kV					
T _J , T _{stg}	Operating Junction and Storage Temperature Range	-55 to 150	°C					

- (1) Typical $R_{\theta JA} = 85^{\circ} \text{C/W}$ on 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 0.06-inch (1.52-mm) thick FR4
- (2) Pulse duration ≤300 µs, duty cycle ≤2%

Top View






Table of Conte

6	5.2 Thermal Information		7.3 7.4	Recommended Stencil Pattern	
5	Specifications35.1 Electrical Characteristics3		7.2	Recommended Minimum PCB Layout	9
4	Revision History2	7	Mec 7.1	chanical Data	8
2	Features 1 Applications 1 Description 1		6.1 6.2 6.3	- · · · · · · · · · · · · · · · · · · ·	

Changes from Revision C (July 2014) to Revision D	Page
Corrected timing V _{DS} to read –10 V	3
Changes from Revision B (February 2014) to Revision C	Page
Corrected capacitance units to read pF in Figure 5	5
Changes from Revision A (December 2013) to Revision B	Page
Updated lead and halogen free in features	1
Added I _G parameter	1
Lowered I _{DSS} limit	3
Lowered I _{GSS} limit	3
Changes from Original (October 2013) to Revision A	Page
Fixed resistance typo	1
Added small reel	

Product Folder Links: CSD25483F4

Submit Documentation Feedback



5 Specifications

5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS				•	
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V}, I_{DS} = -250 \mu\text{A}$	-20			V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = -16 V			-100	nA
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS} = -12 V			-50	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}, I_{DS} = -250 \mu A$	-0.70	-0.95	-1.2	V
		$V_{GS} = -1.8 \text{ V}, I_{DS} = -0.1 \text{ A}$		530	1070	mΩ
Б	Dunin to Course On Bonistano	$V_{GS} = -2.5 \text{ V}, I_{DS} = -0.5 \text{ A}$		338	390	mΩ
R _{DS(on)}	Drain-to-Source On-Resistance	$V_{GS} = -4.5 \text{ V}, I_{DS} = -0.5 \text{ A}$		210	245	mΩ
		$V_{GS} = -8 \text{ V}, I_{DS} = -0.5 \text{ A}$		175	205	mΩ
g_{fs}	Transconductance	$V_{DS} = -10 \text{ V}, I_{DS} = -0.5 \text{ A}$		1.4		S
DYNAMI	C CHARACTERISTICS					
C _{iss}	Input Capacitance			198		pF
C _{oss}	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = -10 \text{ V},$ f = 1 MHz		82		pF
C _{rss}	Reverse Transfer Capacitance	J = 1 WH 12		5.8		pF
R _G	Series Gate Resistance			20		Ω
Q _g	Gate Charge Total (4.5 V)			959		рС
Q_{gd}	Gate Charge Gate-to-Drain			160		рС
Q _{gs}	Gate Charge Gate-to-Source	$V_{DS} = -10 \text{ V}, I_{DS} = -0.5 \text{ A}$		252		рС
Q _{g(th)}	Gate Charge at V _{th}			122		рС
Q _{oss}	Output Charge	V _{DS} = -10 V, V _{GS} = 0 V		1081		рС
t _{d(on)}	Turn On Delay Time			4.3		ns
t _r	Rise Time	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V},$		3.7		ns
t _{d(off)}	Turn Off Delay Time	$I_{DS} = -0.5 \text{ A,R}_{G} = 2 \Omega$		17.4		ns
t_f	Fall Time			7		ns
DIODE C	HARACTERISTICS				,	
V _{SD}	Diode Forward Voltage	$I_{SD} = -0.5 \text{ A}, V_{GS} = 0 \text{ V}$		-0.75		V
Q _{rr}	Reverse Recovery Charge	V 40 V I 0 5 A 45/44 400 A / 5		1060		рС
t _{rr}	Reverse Recovery Time	$V_{DS} = -10 \text{ V}, I_F = -0.5 \text{ A}, di/dt = 100 \text{ A/}\mu\text{s}$		7.5		ns

5.2 Thermal Information

(T_A = 25°C unless otherwise stated)

	THERMAL METRIC	TYPICAL VALUES	UNIT
D	Junction-to-Ambient Thermal Resistance (1)	85	°C/W
R _{θJA}	Junction-to-Ambient Thermal Resistance (2)	245	*C/VV

 ⁽¹⁾ Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.
 (2) Device mounted on FR4 material with minimum Cu mounting area.


Copyright © 2013–2014, Texas Instruments Incorporated


Submit Documentation Feedback



5.3 Typical MOSFET Characteristics

(T_A = 25°C unless otherwise stated)





20

12

 $C_{iss} = C_{gd} + C_{gs}$

 $C_{oss} = C_{ds} + C_{gd}$


 $C_{rss} = C_{gd}$

 $T_C = 25^{\circ}C, I_D = -0.5A$

 $T_C = 125^{\circ}C, I_D = -0.5A$



Typical MOSFET Characteristics (continued)






Figure 7. On-State Resistance vs Gate-to-Source Voltage

8 10 12

Figure 5. Capacitance





Figure 8. Normalized On-State Resistance vs Temperature

Figure 9. Typical Diode Forward Voltage



Typical MOSFET Characteristics (continued)

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$






Figure 11. Maximum Drain Current vs Temperature



6 Device and Documentation Support

6.1 Trademarks

FemtoFET is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

pyright © 2013–2014, Texas instruments incorporated


Product Folder Links: CSD25483F4



7 Mechanical Data

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Mechanical Dimensions



- (1) All linear dimensions are in millimeters (dimensions and tolerancing per AME T14.5M-1994).
- (2) This drawing is subject to change without notice.
- (3) This package is a PB-free solder land design.


Pin Configuration

Position	Designation
Pin 1	Gate
Pin 2	Source
Pin 3	Drain

Submit Documentation Feedback




7.2 Recommended Minimum PCB Layout



(1) All dimensions are in millimeters.


7.3 Recommended Stencil Pattern




(1) All dimensions are in millimeters.



7.4 CSD25483F4 Embossed Carrier Tape Dimensions





(1) Pin 1 is oriented in the top-right quadrant of the tape enclosure (quadrant 2), closest to the carrier tape sprocket



PACKAGE OPTION ADDENDUM

3-Oct-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CSD25483F4	ACTIVE	PICOSTAR	YJC	3	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-55 to 150	DR	Samples
CSD25483F4T	ACTIVE	PICOSTAR	YJC	3	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-55 to 150	DR	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

3-Oct-2014

n no event shall TI's liabili	tv arising out of such information	exceed the total purchase	price of the TI part(s) at issue in this document sold by	y TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity