74HCT9046A

PLL with band gap controlled VCO Rev. 06 — 15 September 2009

Product data sheet

General description 1.

The 74HCT9046A is a high-speed Si-gate CMOS device. It is specified in compliance with JEDEC standard no 7A.

2. **Features**

- Operation power supply voltage range from 4.5 V to 5.5 V
- Low power consumption
- Inhibit control for ON/OFF keying and for low standby power consumption
- center frequency up to 17 MHz (typical) at V_{CC} = 5.5 V
- Choice of two phase comparators:
 - ◆ PC1: EXCLUSIVE-OR
 - PC2: Edge-triggered JK flip-flop
- No dead zone of PC2
- Charge pump output on PC2, whose current is set by an external resistor R_{bias}
- center frequency tolerance ±10 %
- Excellent Voltage Controlled Oscillator (VCO) linearity
- Low frequency drift with supply voltage and temperature variations
- On-chip band gap reference
- Glitch free operation of VCO, even at very low frequencies
- Zero voltage offset due to operational amplifier buffering
- ESD protection:
 - ◆ HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V



3. Applications


- FM modulation and demodulation where a small center frequency tolerance is essential
- Frequency synthesis and multiplication where a low jitter is required (e.g. video picture-in-picture)
- Frequency discrimination
- Tone decoding
- Data synchronization and conditioning
- Voltage-to-frequency conversion
- Motor-speed control

4. Ordering information


Table 1. Ordering information

Type number	Package						
	Temperature range	Name	Description	Version			
74HCT9046AN	–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4			
74HCT9046AD	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1			
74HCT9046APW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1			

5. Block diagram



6. Functional diagram






Fig 4. Logic diagram


© NXP B.V. 2009. All rights reserved.

74HCT9046A_6

Product data sheet

7. Pinning information

7.1 Pinning



7.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
GND	1	ground (0 V) of phase comparators
PC1_OUT/PCP_OUT	2	phase comparator 1 output or phase comparator pulse output
COMP_IN	3	comparator input
VCO_OUT	4	VCO output
INH	5	inhibit input
C1A	6	capacitor C1 connection A
C1B	7	capacitor C1 connection B
GND	8	ground (0 V) VCO
VCO_IN	9	VCO input
DEM_OUT	10	demodulator output
R1	11	resistor R1 connection
R2	12	resistor R2 connection
PC2_OUT	13	phase comparator 2 output; current source adjustable with R _{bias}
SIG_IN	14	signal input
RB	15	bias resistor (R _{bias}) connection
V _{CC}	16	supply voltage

8. **Functional description**

The 74HCT9046A is a phase-locked-loop circuit that comprises a linear VCO and two different phase comparators (PC1 and PC2) with a common signal input amplifier and a common comparator input, see Figure 1. The signal input can be directly coupled to large voltage signals (CMOS level), or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 74HCT9046A forms a second-order loop PLL.

The principle of this phase-locked-loop is based on the familiar 74HCT4046A. However extra features are built-in, allowing very high-performance phase-locked-loop applications. This is done, at the expense of PC3, which is skipped in this 74HCT9046A. The PC2 is equipped with a current source output stage here. Further a band gap is applied for all internal references, allowing a small center frequency tolerance. The details are summed up in Section 8.1. If one is familiar with the 74HCT4046A already, it will do to read this section only.

8.1 Differences with respect to the familiar 74HCT4046A

- A center frequency tolerance of maximum ±10 %.
- The on board band gap sets the internal references resulting in a minimal frequency shift at supply voltage variations and temperature variations.
- The value of the frequency offset is determined by an internal reference voltage of 2.5 V instead of V_{CC} – 0.7 V; In this way the offset frequency will not shift over the supply voltage range.
- A current switch charge pump output on pin PC2 OUT allows a virtually ideal performance of PC2; The gain of PC2 is independent of the voltage across the low-pass filter; Further a passive low-pass filter in the loop achieves an active performance. The influence of the parasitic capacitance of the PC2 output plays no role here, resulting in a true correspondence of the output correction pulse and the phase difference even up to phase differences as small as a few nanoseconds.
- Because of its linear performance without dead zone, higher impedance values for the filter, hence lower C-values, can be chosen; correct operation will not be influenced by parasitic capacitances as in case of the voltage source output using the 74HCT4046A.
- No PC3 on pin RB but instead a resistor connected to GND, which sets the load/unload currents of the charge pump (PC2).
- Extra GND pin 1 to allow an excellent FM demodulator performance even at 10 MHz and higher.
- Combined function of pin PC1_OUT/PCP_OUT. If pin RB is connected to V_{CC} (no bias resistor R_{bias}) pin PC1_OUT/PCP_OUT has its familiar function viz. output of PC1. If at pin RB a resistor (Rbias) is connected to GND it is assumed that PC2 has been chosen as phase comparator. Connection of R_{bias} is sensed by internal circuitry and this changes the function of pin PC1_OUT/PCP_OUT into a lock detect output (PCP_OUT) with the same characteristics as PCP_OUT of pin 1 of the 74HCT4046A.

 The inhibit function differs. For the 74HCT4046A a HIGH-level at the inhibit input (pin INH) disables the VCO and demodulator, while a LOW-level turns both on. For the 74HCT9046A a HIGH-level on the inhibit input disables the whole circuit to minimize standby power consumption.

8.2 VCO

The VCO requires one external capacitor C1 (between pins C1A and C1B) and one external resistor R1 (between pins R1 and GND) or two external resistors R1 and R2 (between pins R1 and GND, and R2 and GND). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required (see Figure 4).

The high input impedance of the VCO simplifies the design of the low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin DEM_OUT. The DEM_OUT voltage equals that of the VCO input. If DEM_OUT is used, a series resistor (R $_{\rm s}$) should be connected from pin DEM_OUT to GND; if unused, DEM_OUT should be left open. The VCO output (pin VCO_OUT) can be connected directly to the comparator input (pin COMP_IN), or connected via a frequency divider. The output signal has a duty cycle of 50 % (maximum expected deviation 1 %), if the VCO input is held at a constant DC level. A LOW-level at the inhibit input (pin INH) enables the VCO and demodulator, while a HIGH-level turns both off to minimize standby power consumption.

8.3 Phase comparators

The signal input (pin SIG_IN) can be directly coupled to the self-biasing amplifier at pin SIG_IN, provided that the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings.

8.3.1 Phase Comparator 1 (PC1)

This circuit is an EXCLUSIVE-OR network. The signal and comparator input frequencies (f_i) must have a 50 % duty cycle to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple $(f_r = 2f_i)$ is suppressed, is:

$$V_{DEM_OUT} = \frac{V_{CC}}{\pi} (\Phi_{SIG_IN} - \Phi_{COMP_IN})$$

where:

V_{DEM} OUT is the demodulator output at pin DEM_OUT

 $V_{DEM_OUT} = V_{PC1_OUT}$ (via low-pass)

The phase comparator gain is: $K_p = \frac{V_{CC}}{\pi}(V/r)$

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin DEM_OUT (V_{DEM_OUT}), is the resultant of the phase differences of signals (SIG_IN) and the comparator input (COMP_IN) as shown in Figure 6. The average of V_{DEM_OUT} is equal to $0.5V_{CC}$ when there is no signal or noise at SIG_IN and with this input the VCO oscillates at the center frequency (f_0). Typical

waveforms for the PC1 loop locked at f_0 are shown in <u>Figure 7</u>. This figure also shows the actual waveforms across the VCO capacitor at pins C1A and C1B (V_{C1A} and V_{C1B}) to show the relation between these ramps and the VCO_OUT voltage.

The frequency capture range $(2f_0)$ is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range $(2f_L)$ is defined as the frequency range of the input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration remains locked even with very noisy input signals. Typical behavior of this type of phase comparator is that it may lock to input frequencies close to the harmonics of the VCO center frequency.





Fig 6. Phase comparator 1; average output voltage as a function of input phase difference



8.3.2 Phase Comparator 2 (PC2)

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty cycles of SIG_IN and COMP_IN are not important. PC2 comprises two D-type flip-flops, control gating and a 3-state output stage with sink and source transistors acting as current sources, henceforth called charge pump output of PC2. The circuit functions as an up-down counter (see Figure 4) where SIG_IN causes an up-count and COMP_IN a down count. The current switch charge pump output allows a virtually ideal performance of PC2, due to appliance of some pulse overlap of the up and down signals, see Figure 8a.

The pump current I_{cp} is independent from the supply voltage and is set by the internal band gap reference of 2.5 V.


$$I_{cp} = 17 \times \frac{2.5}{R_{bias}}(A)$$

Where R_{bias} is the external bias resistor between pin RB and ground.


The current and voltage transfer function of PC2 are shown in Figure 9.

The phase comparator gain is:

$$K_P = \frac{\left|I_{cp}\right|}{2\pi} (A/r)$$




a. At every $\Delta\Phi$, even at zero $\Delta\Phi$ both switches are closed simultaneously for a short period (typically 15 ns).




b. Comparable voltage-controlled switch





a. Current transfer

$$pump \ current \ \frac{|I_{cp}|}{2\pi} \Phi_{PC_IN}$$



b. Voltage transfer. This transfer can be observed at PC2_OUT by connecting a resistor (R = 10 k Ω) between PC2_OUT and 0.5V_{CC}.

$$V_{DEM_OUT} = V_{PC2_OUT} = \frac{5}{4\pi} \Phi_{PC_IN}$$

$$\Phi_{PC\ IN} = (\Phi_{SIG\ IN} - \Phi_{COMP\ IN})$$


Fig 9. Phase comparator 2 current and voltage transfer characteristics


When the frequencies of SIG_IN and COMP_IN are equal but the phase of SIG_IN leads that of COMP_IN, the up output driver at PC2_OUT is held 'ON' for a time corresponding to the phase difference (Φ_{PC_IN}). When the phase of SIG_IN lags that of COMP_IN, the down or sink driver is held 'ON'.


When the frequency of SIG_IN is higher than that of COMP_IN, the source output driver is held 'ON' for most of the input signal cycle time and for the remainder of the cycle time both drivers are 'OFF' (3-state). If the SIG_IN frequency is lower than the COMP_IN frequency, then it is the sink driver that is held 'ON' for most of the cycle. Subsequently the voltage at the capacitor (C2) of the low-pass filter connected to PC2_OUT varies until the signal and comparator inputs are equal in both phase and frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in 3-state and the VCO input at pin 9 is a high-impedance. Also in this condition the signal at the phase comparator pulse output (PCP_OUT) has a minimum output pulse width equal to the overlap time, so can be used for indicating a locked condition.

Thus for PC2 no phase difference exists between SIG_IN and COMP_IN over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both output drivers are OFF for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at SIG_IN the VCO adjust, via PC2, to its lowest frequency.

By using current sources as charge pump output on PC2, the dead zone or backlash time could be reduced to zero. Also, the pulse widening due to the parasitic output capacitance plays no role here. This enables a linear transfer function, even in the vicinity of the zero crossing. The differences between a voltage switch charge pump and a current switch charge pump are shown in Figure 11.







- (1) Due to parasitic capacitance on PC2_OUT.
- (2) Backlash time (dead zone).
- Response with traditional voltage-switch charge-pump PC2_OUT (74HCT4046A).
- b. Response with current switch charge-pump PC2_OUT as applied in the 74HCT9046A.

Fig 11. The response of a locked-loop in the vicinity of the zero crossing of the phase error

The design of the low-pass filter is somewhat different when using current sources. The external resistor R3 is no longer present when using PC2 as phase comparator. The current source is set by R_{bias} . A simple capacitor behaves as an ideal integrator now, because the capacitor is charged by a constant current. The transfer function of the voltage switch charge pump may be used. In fact it is even more valid, because the transfer function is no longer restricted for small changes only. Further the current is independent from both the supply voltage and the voltage across the filter. For one that is familiar with the low-pass filter design of the 74HCT4046A a relation may show how R_{bias} relates with a fictive series resistance, called R3'.

This relation can be derived by assuming first that a voltage controlled switch PC2 of the 74HCT4046A is connected to the filter capacitance C2 via this fictive R3' (see <u>Figure 8b</u>). Then during the PC2 output pulse the charge current equals:

$$|I_{cp}| = \frac{V_{CC} - V_{C2(0)}}{R3!}$$

With the initial voltage $V_{C2(0)}$ at: $0.5V_{CC}$ = 2.5 V, $|I_{cp}| = \frac{2.5}{R3'}$

As shown before the charge current of the current switch of the 74HCT9046A is:

$$|I_{cp}| = 17 \times \frac{2.5}{R_{bias}}$$

Hence:

$$R3' = \frac{R_{bias}}{17}(\Omega)$$

Using this equivalent resistance R3' for the filter design the voltage can now be expressed as a transfer function of PC2; assuming ripple ($f_r = f_i$) is suppressed, as:


$$K_{PC2} = \frac{5}{4\pi}(V/r)$$


Again this illustrates the supply voltage independent behavior of PC2.

8.4 Loop filter component selection

Examples of PC2 combined with a passive filter are shown in <u>Figure 12</u> and <u>13</u>. <u>Figure 12</u> shows that PC2 with only a C2 filter behaves as a high-gain filter. For stability the damped version of <u>Figure 13</u> with series resistance R4 is preferred.

Practical design values for R_{bias} are between 25 k Ω and 250 k Ω with R3' = 1.5 k Ω to 15 k Ω for the filter design. Higher values for R3' require lower values for the filter capacitance which is very advantageous at low values of the loop natural frequency ω_n .






- a. Simple loop filter for PC2 without damping
 - $\tau_1 = \frac{R_{bias}}{17} \times C2 = R3' \times C2$
- b. Amplitude characteristic
- $F_{(j\omega)} = \frac{1}{I/A + j\omega\tau_I} \approx \frac{1}{j\omega\tau_I}$
- c. Pole zero diagram

A = DC gain limit, due to leakage

Fig 12. Simple loop filter for PC2 without damping

13 of 43



9. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I _{OK}	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	-	±20	mA
lo	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I _{CC}	supply current		-	+50	mΑ
I_{GND}	ground current		-50	-	mΑ
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$			
	DIP16		<u>[1]</u> -	750	mW
	SO16 and TSSOP16		[2] _	500	mW

^[1] For DIP16 packages: above 70 $^{\circ}\text{C}$ the value of P_{tot} derates linearly with 12 mW/K.

[2] For SO16 and TSSOP16 packages: above 70 °C the value of Ptot derates linearly with 8 mW/K.

10. Recommended operating conditions

Table 4. Operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		4.5	5.0	5.5	V
V_{I}	input voltage		0	-	V_{CC}	V
V_{O}	output voltage		0	-	V_{CC}	V
T _{amb}	ambient temperature		-40		+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	pin INH; $V_{CC} = 4.5 \text{ V}$	-	1.67	139	ns/V

11. Static characteristics

Table 5. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Uni
T _{amb} = 25	°C					
Phase com	nparator section					
V _{IH}	HIGH-level input voltage	pins SIG_IN and COMP_IN;	3.15	2.4	-	V
		V_{CC} = 4.5 V; DC coupled				
V _{IL}	LOW-level input voltage	pins SIG_IN and COMP_IN;	-	2.1	1.35	V
		V_{CC} = 4.5 V; DC coupled				
V_{OH}	HIGH-level output voltage	pins PCP_OUT and PCn_OUT; $V_{CC} = 4.5 \text{ V}$; $V_I = V_{IH} \text{ or } V_{IL}$				
		$I_O = -20 \mu A$	4.4	4.5	-	V
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	V
V _{OL} LOW-lev	LOW-level output voltage	pins PCP_OUT and PCn_OUT; $V_{CC} = 4.5 \text{ V}$; $V_I = V_{IH} \text{ or } V_{IL}$				
		I _O = 20 μA	-	0	0.1	V
		$I_{O} = 4.0 \text{ mA}$	-	0.15	0.26	V
l _l	input leakage current	pins SIG_IN and COMP_IN;	-	-	±30	μΑ
		$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$				
l _{OZ}	OFF-state output current	pin PC2_OUT; $V_{CC} = 5.5 \text{ V}$; $V_I = V_{IH} \text{ or } V_{IL}$; $V_O = V_{CC} \text{ or GND}$	-	-	±0.5	μΑ
R _I	input resistance	SIG_IN and COMP_IN;	-	250	-	kΩ
		V_{CC} = 4.5 V; V _I at self-bias operating point; ΔV_I = 0.5 V; see Figure 14, 15 and 16				
R _{bias}	bias resistance	V _{CC} = 4.5 V	25	-	250	$k\Omega$
I _{cp}	charge pump current	V_{CC} = 4.5 V; R_{bias} = 40 k Ω	±0.53	±1.06	±2.12	mΑ
VCO section	on					
V _{IH}	HIGH-level input voltage	pin INH; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; DC coupled	2.0	1.6	-	V
V_{IL}	LOW-level input voltage	pin INH; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; DC coupled	-	1.2	8.0	V

Table 5. Static characteristics ...continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Uni
V _{OH}	HIGH-level output voltage	pin VCO_OUT; $V_{CC} = 4.5 \text{ V}$; $V_I = V_{IH} \text{ or } V_{IL}$				
		$I_{O} = -20 \mu A$	4.4	4.5	-	V
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	V
V _{OL}	LOW-level output voltage	pin VCO_OUT; $V_{CC} = 4.5 \text{ V}$; $V_{I} = V_{IH} \text{ or } V_{IL}$				
	I _O = 20 μA	-	0	0.1	V	
		$I_O = 4.0 \text{ mA}$	-	0.15	0.26	V
		pins C1A and C1B; V_{CC} = 4.5 V; V_I = V_{IH} or V_{IL} ; I_O = 4.0 mA	-	-	0.40	V
l _l	input leakage current	pins INH and VCO_IN; $V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$	-	-	±0.1	μΑ
R1	resistor 1	V _{CC} = 4.5 V	3	-	300	kΩ
R2	resistor 2	V _{CC} = 4.5 V	3	-	300	kΩ
C1	capacitor 1	$V_{CC} = 4.5 \text{ V}$	40	-	no Iimit	pF
V _{VCO_IN}	voltage on pin VCO_IN	over the range specified for R1				
		V _{CC} = 4.5 V	1.1	-	3.4	V
		$V_{CC} = 5.0 \text{ V}$	1.1	-	3.9	V
		$V_{CC} = 5.5 V$	1.1	-	4.4	V
Demodulat	or section					
R _s	series resistance	V_{CC} = 4.5 V; at R _s > 300 k Ω the leakage current can influence V_{DEM_OUT}	50	-	300	kΩ
V _{offset}	offset voltage	VCO_IN to V_{DEM_OUT} ; $V_{CC} = 4.5 \text{ V}$; $V_{I} = V_{VCO_IN} = 0.5 V_{CC}$; values taken over R_s range; see Figure 17	-	±20	-	mV
R _{dyn}	dynamic resistance	DEM_OUT; $V_{CC} = 4.5 \text{ V}$; $V_{DEM_OUT} = 0.5 V_{CC}$	-	25	-	Ω
General						
I _{CC}	supply current	disabled; $V_{CC} = 5.5 \text{ V}$; pin INH at V_{CC}	-	-	8.0	μΑ
ΔI_{CC}	additional supply current	pin INH; $V_I = V_{CC} - 2.1 \text{ V}$; $V_{CC} = 4.5 \text{ V}$; other inputs at V_{CC} or GND;	-	100	360	μΑ
Cı	input capacitance		-	3.5	-	pF
T _{amb} = -40	°C to +85 °C					
Phase com	parator section					
V _{IH}	HIGH-level input voltage	pins SIG_IN and COMP_IN; V _{CC} = 4.5 V; DC coupled	3.15	-	-	V
V _{IL}	LOW-level input voltage	pins SIG_IN and COMP_IN;	-	-	1.35	V

Table 5. Static characteristics ...continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{OH}	HIGH-level output voltage	pins PCP_OUT and PCn_OUT; $V_{CC} = 4.5 \text{ V}$; $V_I = V_{IH} \text{ or } V_{IL}$				
		$I_O = -20 \mu A$	4.4	-	-	V
		$I_{O} = -4.0 \text{ mA}$	3.84	-	-	V
V_{OL}	LOW-level output voltage	pins PCP_OUT and PCn_OUT; $V_{CC} = 4.5 \text{ V}$; $V_I = V_{IH} \text{ or } V_{IL}$				
		$I_O = 20 \mu A$	-	-	0.1	V
		$I_O = 4.0 \text{ mA}$	-	-	0.33	V
I _I	input leakage current	SIG_IN and COMP_IN; V _{CC} = 5.5 V; V _I = V _{CC} or GND	-	-	±38	μΑ
l _{OZ}	OFF-state output current	PC2_OUT; $V_{CC} = 5.5 \text{ V}$; $V_I = V_{IH} \text{ or } V_{IL}$; $V_O = V_{CC} \text{ or GND}$	-	-	±5.0	μΑ
VCO secti	ion					
V _{IH}	HIGH-level input voltage	pin INH; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; DC coupled	2.0	-	-	V
V _{IL}	LOW-level input voltage	pin INH; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; DC coupled	-	-	8.0	V
V _{OH} HIGH-level output voltaç	HIGH-level output voltage	pin VCO_OUT; $V_{CC} = 4.5 \text{ V}$; $V_I = V_{IH} \text{ or } V_{IL}$				
		$I_O = -20 \mu A$	4.4	-	-	V
		$I_{O} = -4.0 \text{ mA}$	3.84	-	-	V
V _{OL}	LOW-level output voltage	pin VCO_OUT; $V_{CC} = 4.5 \text{ V}$; $V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_O = 20 \mu A$	-	-	0.1	V
		$I_O = 4.0 \text{ mA}$	-	-	0.33	V
		pins C1A and C1B; V_{CC} = 4.5 V; V_{I} = V_{IH} or V_{IL} ; I_{O} = 4.0 mA	-	-	0.47	V
I _I	input leakage current	pins INH and VCO_IN;	-	-	±1.0	μΑ
		$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$				
General						
I _{CC}	supply current	disabled; $V_{CC} = 5.5 \text{ V}$; pin INH at V_{CC}	-	-	80.0	μΑ
ΔI_{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$; $V_{CC} = 4.5 \text{ V}$; other inputs at V_{CC} or GND;	-	-	450	μΑ
$T_{amb} = -40$	0 °C to +125 °C					
Phase cor	mparator section					
V_{IH}	HIGH-level input voltage	pins SIG_IN and COMP_IN; V _{CC} = 4.5 V; DC coupled	3.15	-	-	V
V_{IL}	LOW-level input voltage	pins SIG_IN and COMP_IN; V _{CC} = 4.5 V; DC coupled	-	-	1.35	V

Table 5. Static characteristics ...continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{OH}	HIGH-level output voltage	pins PCP_OUT and PCn_OUT;				
		V_{CC} = 4.5 V; V_I = V_{IH} or V_{IL}				
		$I_{O} = -20 \mu A$	4.4	-	-	V
		$I_O = -4.0 \text{ mA}$	3.7	-	-	V
V_{OL}	LOW-level output voltage	pins PCP_OUT and PCn_OUT;				
		$V_{CC} = 4.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}$				
		$I_O = 20 \mu A$	-	-	0.1	V
		$I_O = 4.0 \text{ mA}$	-	-	0.4	V
I _I input leakage current	input leakage current	pins SIG_IN and COMP_IN;	-	-	±45	μΑ
		$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$				
I _{OZ}	OFF-state output current	pin PC2_OUT; $V_{CC} = 5.5 \text{ V}$; $V_{I} = V_{IH} \text{ or } V_{IL}$; $V_{O} = V_{CC} \text{ or GND}$	-	-	±10.0	μΑ
VCO section	n					
V _{IH}	HIGH-level input voltage	pin INH; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; DC coupled	2.0	-	-	V
V_{IL}	LOW-level input voltage	pin INH; V_{CC} = 4.5 V to 5.5 V; DC coupled	-	-	0.8	V
V _{OH}	HIGH-level output voltage	pin VCO_OUT; $V_{CC} = 4.5 \text{ V}$; $V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_{O} = -20 \mu A$	4.4	-	-	V
		$I_{O} = -4.0 \text{ mA}$	3.7	-	-	V
V _{OL}	LOW-level output voltage	pin VCO_OUT; $V_{CC} = 4.5 \text{ V}$; $V_{I} = V_{IH} \text{ or } V_{IL}$				
		I _O = 20 μA	-	-	0.1	V
		$I_0 = 4.0 \text{ mA}$	-	-	0.4	V
		pins C1A and C1B; $V_{CC} = 4.5 \text{ V}$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 4.0 \text{ mA}$	-	-	0.54	V
I _I	input leakage current	pins INH and VCO_IN;	-	-	±1.0	μΑ
		V_{CC} = 5.5 V; V_{CC} or GND				
General						
I _{CC}	supply current	disabled; V_{CC} = 5.5 V; pin INH at V_{CC}	-	-	160.0	μΑ
ΔI_{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$; $V_{CC} = 4.5 \text{ V}$; other inputs at V_{CC} or GND;	-	-	490	μΑ




Fig 14. Typical input resistance curve at SIG_IN and COMP_IN




Fig 15. Input resistance at SIG_IN; COMP_IN with $\Delta V_I = 0.5 \text{ V}$ at self-bias point




Fig 16. Input current at SIG_IN; COMP_IN with $\Delta V_1 = 0.5 \text{ V}$ at self-bias point




Fig 17. Offset voltage at demodulator output as a function of VCO_IN and $\rm R_{\rm s}$

12. Dynamic characteristics

Table 6. Dynamic characteristics[1] GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
T _{amb} = 25	°C						
Phase com	nparator section						
t _{pd}	propagation delay	SIG_IN, COMP_IN to PC1_OUT;		-	23	40	ns
		$V_{CC} = 4.5 \text{ V}$; see Figure 18					
		SIG_IN, COMP_IN to PCP_OUT;		-	35	68	ns
		$V_{CC} = 4.5 \text{ V}$; see Figure 18					
t _{en}	enable time	SIG_IN, COMP_IN to PC2_OUT; V _{CC} = 4.5 V; see Figure 19		-	30	56	ns
t _{dis}	disable time	SIG_IN, COMP_IN to PC2_OUT; V _{CC} = 4.5 V; see Figure 19		-	36	65	ns
t _t	transition time	V _{CC} = 4.5 V; see Figure 18		-	7	15	ns
$V_{i(p-p)}$	peak-to-peak input voltage	pin SIGN_IN or COMP_IN; $V_{CC} = 4.5 \text{ V}$; AC coupled; $f_i = 1 \text{ MHz}$	<u>[4]</u>	-	50	-	mV
VCO section	on						
Δf	frequency deviation	$V_{CC} = 5.0 \text{ V}; V_{VCO_IN} = 3.9 \text{ V};$ R1 = 10 k Ω ; R2 = 10 k Ω ; C1 = 1 nF	[5]	-10	-	+10	%
f ₀ center frequency	center frequency	V_{CC} = 4.5 V; duty cycle = 50 %; V_{VCO_IN} = 0.5 V_{CC} ; R1 = 4.3 kΩ; R2 = ∞ Ω; C1 = 40 pF; see Figure 23 and 31		11.0	15.0	-	MHz
		V_{CC} = 5 V; duty cycle = 50 %; V_{VCO_IN} = 0.5 V_{CC} ; R1 = 3 kΩ; R2 = ∞ Ω; C1 = 40 pF; see Figure 23 and 31		-	16.0	-	MHz
Δf/f	relative frequency variation	V_{CC} = 4.5 V; R1 = 100 kΩ; R2 = ∞ Ω; C1 = 100 pF; see Figure 24 and 25	[6]	-	0.4	-	%
δ	duty cycle	VCO_OUT; V _{CC} = 4.5 V		-	50	-	%
	duty cycle	VCO_OUT; V _{CC} = 4.5 V		-	50	-	%
General	duty cycle power dissipation capacitance	VCO_OUT; $V_{CC} = 4.5 \text{ V}$	[2][3]		50 20	-	% pF
$δ$ General C_{PD} $T_{amb} = -40$		VCO_OUT; V _{CC} = 4.5 V	[2][3]				
General C _{PD} T _{amb} = -40	power dissipation capacitance	VCO_OUT; V _{CC} = 4.5 V	[2][3]				
General C_{PD} $T_{amb} = -40$ Phase com	power dissipation capacitance	VCO_OUT; V _{CC} = 4.5 V SIG_IN, COMP_IN to PC1_OUT;	[2][3]				
General C_{PD} $T_{amb} = -40$ Phase com	power dissipation capacitance O °C to +85 °C parator section		[2][3]			-	pF
General C _{PD} T _{amb} = -40	power dissipation capacitance O °C to +85 °C parator section	SIG_IN, COMP_IN to PC1_OUT;	[2][3]			-	pF
General C_{PD} $T_{amb} = -40$ Phase com	power dissipation capacitance O °C to +85 °C parator section	SIG_IN, COMP_IN to PC1_OUT; $V_{CC} = 4.5 \text{ V}$; see Figure 18	[2][3]	-	20	50	pF
General C _{PD} T _{amb} = -40 Phase com t _{pd}	power dissipation capacitance O °C to +85 °C parator section	SIG_IN, COMP_IN to PC1_OUT; V _{CC} = 4.5 V; see Figure 18 SIG_IN, COMP_IN to PCP_OUT;	[2][3]	-	20	50	pF
General C_{PD} $T_{amb} = -40$ Phase com	power dissipation capacitance O °C to +85 °C parator section propagation delay	SIG_IN, COMP_IN to PC1_OUT; $V_{CC} = 4.5 \text{ V}$; see Figure 18 SIG_IN, COMP_IN to PCP_OUT; $V_{CC} = 4.5 \text{ V}$; see Figure 18 SIG_IN, COMP_IN to PC2_OUT;	[2][3]	-	20	- 50 85	pF ns

20 of 43

Table 6. Dynamic characteristics[1] ...continued $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_l = 50 \ pF.$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Δf/ΔΤ	frequency variation with temperature	V_{CC} = 4.5 V; V_{VCO_IN} = 0.5 V_{CC} ; recommended range: R1 = 10 k Ω ; R2 = 10 k Ω ; C1 = 1 nF; see Figure 20, 21 and 22	<u>[7]</u> -	0.06	-	%/K
$T_{amb} = -40$	°C to +125 °C					
Phase com	parator section					
t _{pd}	propagation delay	SIG_IN, COMP_IN to PC1_OUT;	-	-	60	ns
		$V_{CC} = 4.5 \text{ V}$; see Figure 18				
		SIG_IN, COMP_IN to PCP_OUT;	-	-	102	ns
		$V_{CC} = 4.5 \text{ V}$; see Figure 18				
t _{en}	enable time	SIG_IN, COMP_IN to PC2_OUT; V _{CC} = 4.5 V; see Figure 19	-	-	84	ns
t _{dis}	disable time	SIG_IN, COMP_IN to PC2_OUT;	-	-	98	ns
		V _{CC} = 4.5 V; see <u>Figure 19</u>				
t _t	transition time	$V_{CC} = 4.5 \text{ V}$; see Figure 18	-	-	22	ns

- [1] t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} ; t_{en} is the same as t_{PZL} and t_{PZL} is the same as t_{PZL} and t_{PZL} is the same as t_{PZL} and t_{PZL} is the same as t_{PZL} is the same as t_{PZL} and t_{PZL} is the same as t_{PZL} is
- [2] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz;

 f_0 = output frequency in MHz;


C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = total load switching outputs;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.


- [3] Applies to the phase comparator section only (pin INH = HIGH). For power dissipation of the VCO and demodulator sections, see Figure 26, 27 and 28.
- [4] This is the (peak to peak) input sensitivity.
- [5] This is the center frequency tolerance.
- [6] This is the frequency linearity.
- [7] This is the frequency stability with temperature change.





 $V_M = 0.5V_{CC}$; $V_I = GND$ to V_{CC} .

Fig 18. Waveforms showing input (SIG_IN and COMP_IN) to output (PCP_OUT and PC1_OUT) propagation delays and the output transition times

74HCT9046A_6 © NXP B.V. 2009. All rights reserved.












Fig 22. Frequency stability of the VCO as a function of ambient temperature with supply voltage as a parameter





$$f'_0 = \frac{f_1 + f_2}{2}$$

linearity =
$$\frac{f'_0 - f_0}{f_0} \times 100 \%$$








Fig 26. Power dissipation as a function of R1



R2 = ∞ Ω and Δ V = 0.5 V


Fig 25. Frequency linearity as a function of R1, C1 and $\ensuremath{V_{\text{CC}}}$



 $R1 = \infty \Omega$

Fig 27. Power dissipation as a function of R2

25 of 43



13. Application information

This information is a guide for the approximation of values of external components to be used with the 74HCT9046A in a phase-locked-loop system.


Values of the selected components should be within the ranges shown in Table 7.

Table 7. Survey of components


Component	Value
R1	between 3 k Ω and 300 k Ω
R2	between 3 k Ω and 300 k Ω
R1 + R2	parallel value > 2.7 k Ω
C1	> 40 pF

Table 8. Design considerations for VCO section

Subject	Phase comparator	Design consideration
VCO frequency without extra offset	PC1, PC2	VCO frequency characteristic. With R2 = ∞ and R1 within the range 3 k Ω < R1 < 300 k Ω , the characteristics of the VCO operation will be as shown in Figure 29a. (Due to R1, C1 time constant a small offset remains when R2 = ∞ Ω).
	PC1	Selection of R1 and C1. Given f_0 , determine the values of R1 and C1 using Figure 31.
	PC2	Given f_{max} and f_0 determine the values of R1 and C1 using <u>Figure 31</u> ; use <u>Figure 33</u> to obtain $2f_L$ and then use this to calculate f_{min} .
VCO frequency with extra offset	PC1, PC2	VCO frequency characteristic. With R1 and R2 within the ranges $3 \text{ k}\Omega < \text{R1} < 300 \text{ k}\Omega < \text{R2} < 300 \text{ k}\Omega$, the characteristics of the VCO operation is as shown in Figure 29b.
	PC1, PC2	Selection of R1, R2 and C1. Given f_0 and f_L determine the value of product R1C1 by using Figure 33. Calculate f_{off} from the equation $f_{off} = f_0 - 1.6f_L$. Obtain the values of C1 and R2 by using Figure 32. Calculate the value of R1 from the value of C1 and the product R1C1.
PLL conditions with	PC1	VCO adjusts to f_0 with Φ_{PC_IN} = 90° and V_{VCO_IN} = $0.5V_{CC}$
no signal at pin SIG_IN	PC2	VCO adjusts to f_{offset} with $\Phi_{\text{PC_IN}}$ = -360° and $V_{\text{VCO_IN}}$ = minimum



a. Operating without offset; f_0 = center frequency; $2f_L$ = frequency lock range.



b. Operating with offset; f_0 = center frequency; $2f_L$ = frequency lock range.

Fig 29. Frequency characteristic of VCO

13.1 Filter design considerations for PC1 and PC2 of the 74HCT9046A


<u>Figure 30</u> shows some examples of passive and active filters to be used with the phase comparators of the 74HCT9046A. Transfer functions of phase comparators and filters are given in <u>Table 9</u>.


Table 9. Transfer functions of phase comparators and filters

Phase comparator	Explanation	Figure	Filter type	Transfer function
PC1	$K_{PC1} = \frac{V_{CC}}{\pi} V/r$	Figure 30a	passive filter without damping	$F_{(j\omega)} = \frac{I}{I + j\omega\tau_I}$
	$ \tau_1 = R3 \times C2; $ $ \tau_2 = R4 \times C2; $ $ \tau_3 = R4 \times C3; $	Figure 30b	passive filter with damping	$F_{(j\omega)} = \frac{I + j\omega\tau_2}{I + j\omega(\tau_1 + \tau_2)}$
	A = 10 ⁵ = DC gain amplitude	Figure 30c	active filter with damping	$F_{(j\omega)} = \frac{I + j\omega\tau_2}{I/A + j\omega\tau_1} \approx \frac{I + j\omega\tau_2}{j\omega\tau_1}$
PC2	$K_{PC} + \frac{5}{4\pi}V/r$ $\tau_1 = R3' \times C2;$	Figure 30d	passive filter with damping	$F_{(j\omega)} = \frac{I + j\omega\tau_2}{1/A + j\omega\tau_1} \approx \frac{I + j\omega\tau_2}{j\omega\tau_1}$
	$\tau_2 = R4 \times C2$;			$A = 10^5 = DC$ gain amplitude
	$\tau_3 = R4 \times C3;$ R3' = R _{bias} /17;	Figure 30e	active filter with damping	$F_{(j\omega)} = \frac{1 + j\omega\tau_2}{1/A + j\omega\tau_1} \approx \frac{1 + j\omega\tau_2}{j\omega\tau_1}$
	$R_{bias} = 25 \text{ k}\Omega \text{ to } 250 \text{ k}\Omega$			$A = 10^5 = DC$ gain amplitude

Table 10. General design considerations

Subject	Phase comparator	Design consideration
PLL locks on harmonics at	PC1	yes
center frequency	PC2	no
Noise rejection at signal input	PC1	high
	PC2	low
AC ripple content when PLL is	PC1	f_r = $2f_i$; large ripple content at Φ_{PC_IN} = 90°
locked	PC2	$f_r = f_i$; small ripple content at $\Phi_{PC_IN} = 0^{\circ}$





 V_{CC} = 5.5 V; R1 = 3 k Ω .

 $V_{CC} = 4.5 \text{ V}; R1 = 3 \text{ k}\Omega.$

 $V_{CC} = 5.5 \text{ V}; R1 = 10 \text{ k}\Omega.$

 V_{CC} = 4.5 V; R1 = 10 k Ω .

 V_{CC} = 5.5 V; R1 = 150 k Ω .


 V_{CC} = 4.5 V; R1 = 150 k Ω .


 $V_{CC} = 5.5 \text{ V}; R1 = 300 \text{ k}\Omega.$

 V_{CC} = 4.5 V; R1 = 300 k Ω .

R2 = ∞ Ω; V_{VCO_IN} = 0.5 V_{CC} ; INH = GND; T_{amb} = 25 $^{\circ}C$.

Fig 31. Typical value of VCO center frequency (f₀) as a function of C1





13.2 PLL design example

The frequency synthesizer used in the design example shown in <u>Figure 34</u> has the following parameters:

Output frequency: 2 MHz to 3 MHz

Frequency steps: 100 kHz

Settling time: 1 ms Overshoot: < 20 %

The open loop gain is:

$$H(s) \times G(s) = K_p \times K_f \times K_o \times K_n$$

and the closed loop:

$$\frac{\Phi_u}{\Phi_i} = \frac{K_p \times K_f \times K_o \times K_n}{1 + K_p \times K_f \times K_o \times K_n}$$

where:

K_p = phase comparator gain

K_f = low-pass filter transfer gain

K_o = K_v/s VCO gain

 $K_n = \frac{1}{n}$ divider ratio

The programmable counter ratio K_n can be found as follows:

$$N_{min} = \frac{f_{OUT}}{f_{step}} = \frac{2 MHz}{100 kHz} = 20$$

$$N_{max} = \frac{f_{OUT}}{f_{step}} = \frac{3 MHz}{100 kHz} = 30$$

The VCO is set by the values of R1, R2 and C1; R2 = 10 k Ω (adjustable).

The values can be determined using the information in Table 8.

With $f_0 = 2.5$ MHz and $f_L = 500$ kHz this gives the following values ($V_{CC} = 5.0$ V):

 $R1 = 30 \text{ k}\Omega$

 $R2 = 30 \text{ k}\Omega$

C1 = 100 pF

The VCO gain is:

$$K_v = \frac{2f_L \times 2\pi}{(V_{CC} - 1.1) - 1.1} = \frac{1 \text{ MHz}}{2.8} \times 2\pi \approx 2.24 \times 10^6 r/s/V$$

The gain of the phase comparator PC2 is:

33 of 43

$$K_p = \frac{5}{4 \times \pi} = 0.4 \text{ V/r}$$

Using PC2 with the passive filter as shown in <u>Figure 34</u> results in a high gain loop with the same performance as a loop with an active filter. Hence loop filter equations as for a high gain loop should be used. The current source output of PC2 can be simulated then with a fictive filter resistance:

$$R3' = \frac{R_{bias}}{17}$$

The transfer functions of the filter is given by:

$$K_f = \frac{1 + s\tau_2}{s\tau_2}$$

Where:

$$\tau_1 = R3' \times C2$$

$$\tau_2 = R4 \times C2$$

The characteristic equation is: $1 + K_p \times K_f \times K_o \times K_n$

This results in:

$$1 + K_p \left(\frac{1 + s\tau_2}{s\tau_1}\right) \frac{K_v}{s} K_n = 0$$

or:

$$s^{2} + sK_{p}K_{v}K_{n}\frac{\tau_{2}}{\tau_{1}} + K_{p}K_{v}K_{n}/\tau_{1} = 0$$

This can be written as:

$$s^2 + 2\xi \omega_n s + (\omega_n)^2 = 0$$

with the natural frequency ω_{n} defined as:

$$\omega_n = \sqrt{\frac{K_p \times K_v \times K_n}{\tau_I}}$$

and the damping value given as: $\zeta = 0.5 \times \tau_2 \times \omega_n$

In Figure 35 the output frequency response to a step of input frequency is shown.

The overshoot and settling time percentages are now used to determine ω_n . From Figure 35 it can be seen that the damping ratio $\zeta=0.707$ will produce an overshoot of less than 20 % and settle to within 5 % at $\omega_n t=5$. The required settling time is 1 ms. This results in:

34 of 43

$$\omega_n = \frac{5}{t} = \frac{5}{0.001} = 5 \times 10^3 r/s$$

Rewriting the equation for natural frequency results in:

$$\tau_I = \frac{K_p \times K_v \times K_n}{\left(\omega_n\right)^2}$$

The maximum overshoot occurs at $N_{max} = 30$; hence $K_n = \frac{1}{30}$:

$$\tau_1 = \frac{0.4 \times 2.24 \times 10^6}{5000^2 \times 30} = 0.0012$$

When C2 = 470 nF, it follows:

$$R3' = \frac{\tau_1}{C2} = \frac{0.0012}{470 \times 10^{-9}} = 2550 \ \Omega$$

Hence the current source bias resistance

$$R_{bias} = 17 \times 2550 = 43 \text{ k}\Omega$$


With $\zeta = 0.707 \; (0.5 \times \tau_2 \times \omega_n)$ it follows:


$$\tau_2 = \frac{0.707}{0.5 \times 5000} = 0.00028$$


$$R4 = \frac{\tau_2}{C2} = \frac{0.00028}{470 \times 10^{-9}} = 600 \ \Omega$$

For extra ripple suppression a capacitor C3 can be connected in parallel with R4, with an extra τ_3 = R4 \times C3.

For stability reasons τ_3 should be < 0.1 τ_2 , hence C3 < 0.1C2 or C3 = 39 nF.







Since the output frequency is proportional to the VCO control voltage, the PLL frequency response can be observed with an oscilloscope by monitoring pin VCO_IN of the VCO. The average frequency response, as calculated by the Laplace method, is found experimentally by smoothing this voltage at pin VCO_IN with a simple RC filter, whose time constant is long compared with the phase detector sampling rate but short compared with the PLL response time.


13.3 Further information

For an extensive description and application example please refer to "Application note" ordering number 9397 750 00078.

14. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT38-4					95-01-14 03-02-13	

Fig 37. Package outline SOT38-4 (DIP16)

74HCT9046A_6

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.014 0.0075

0.38

0.15

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	1330E DATE
SOT109-1	076E07	MS-012			99-12-27 03-02-19

0.228

0.016

0.020

Fig 38. Package outline SOT109-1 (SO16)


0.004

0.049

74HCT9046A_6 © NXP B.V. 2009. All rights reserved.

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



mm 1.1

0.05

0.80

Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

0.19

2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

(OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
١ ١	/ERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
	SOT403-1		MO-153			99-12-27 03-02-18	
`	3011001		100			03-02-1	

Fig 39. Package outline SOT403-1 (TSSOP16)

74HCT9046A_6 © NXP B.V. 2009. All rights reserved.

15. Abbreviations

Table 11. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
PLL	Phase Locked Loop
VCO	Voltage Controlled Oscillator

16. Revision history

Table 12. Revision history

	-			
Document ID	Release date	Data sheet status	Change notice	Supersedes
74HCT9046A_6	20090915	Product data sheet	-	74HCT9046A_5
Modifications:		of this data sheet has been of NXP Semiconductors.	redesigned to comply v	vith the new identity
	 Legal texts 	have been adapted to the n	ew company name whe	ere appropriate.
	 V_{i(p-p)} value 	changed from 15 mV to 50	mV in Section 12.	
	 Δf/ΔT value 	moved from minimum to typ	oical column Section 12	
	 Package ve 	rsion SOT38-1 changed to	SOT38-4 in Section 4 a	nd <u>Figure 37</u> .
74HCT9046A_5	20031030	Product specification	-	74HCT9046A_4
74HCT9046A_4	20030515	Product specification	-	74HCT9046A_3
74HCT9046A_3	19990111	Product specification	-	-

17. Legal information

17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

17.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

18. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74HCT9046A

PLL with band gap controlled VCO

19. Contents

1	General description	1
2	Features	1
3	Applications	2
4	Ordering information	2
5	Block diagram	3
6	Functional diagram	3
7	Pinning information	5
7.1	Pinning	5
7.2	Pin description	5
8	Functional description	6
8.1	Differences with respect to the familiar	
	74HCT4046A	
8.2	VCO	
8.3 8.3.1	Phase Comparators 1 (PC1)	
6.3.1 8.3.2	Phase Comparator 1 (PC1)	
8.4	Loop filter component selection	
9	Limiting values	
10	Recommended operating conditions	
11	· · · · · · · · · · · · · · · · · · ·	
11 12	Static characteristics	15
12	Static characteristics	15 20
12 13	Static characteristics Dynamic characteristics Application information	15 20
12	Static characteristics Dynamic characteristics Application information Filter design considerations for PC1 and	15 20 27
12 13	Static characteristics	15 20 27
12 13 13.1	Static characteristics Dynamic characteristics Application information Filter design considerations for PC1 and	15 20 27 29 33
12 13 13.1 13.2	Static characteristics Dynamic characteristics Application information Filter design considerations for PC1 and PC2 of the 74HCT9046A PLL design example	15 20 27 29 33 37
12 13 13.1 13.2 13.3	Static characteristics. Dynamic characteristics. Application information. Filter design considerations for PC1 and PC2 of the 74HCT9046A. PLL design example. Further information.	15 20 27 29 33 37
12 13 13.1 13.2 13.3 14	Static characteristics. Dynamic characteristics. Application information. Filter design considerations for PC1 and PC2 of the 74HCT9046A PLL design example. Further information. Package outline. Abbreviations.	15 20 27 29 33 37 38
12 13 13.1 13.2 13.3 14	Static characteristics. Dynamic characteristics. Application information. Filter design considerations for PC1 and PC2 of the 74HCT9046A PLL design example. Further information. Package outline. Abbreviations. Revision history.	15 20 27 29 33 37 38 41
12 13 13.1 13.2 13.3 14 15	Static characteristics. Dynamic characteristics. Application information. Filter design considerations for PC1 and PC2 of the 74HCT9046A PLL design example. Further information. Package outline. Abbreviations.	15 20 27 33 37 38 41 41
12 13 13.1 13.2 13.3 14 15 16 17	Static characteristics. Dynamic characteristics. Application information. Filter design considerations for PC1 and PC2 of the 74HCT9046A PLL design example. Further information. Package outline. Abbreviations. Revision history. Legal information.	15 20 27 29 33 37 38 41 41 42
12 13 13.1 13.2 13.3 14 15 16 17 17.1 17.2 17.3	Static characteristics. Dynamic characteristics. Application information. Filter design considerations for PC1 and PC2 of the 74HCT9046A PLL design example. Further information. Package outline Abbreviations. Revision history. Legal information. Data sheet status Definitions. Disclaimers.	15 20 27 29 33 37 38 41 41 42 42 42
12 13 13.1 13.2 13.3 14 15 16 17 17.1 17.2	Static characteristics. Dynamic characteristics. Application information. Filter design considerations for PC1 and PC2 of the 74HCT9046A PLL design example. Further information. Package outline Abbreviations. Revision history. Legal information. Data sheet status Definitions.	15 20 27 29 33 37 38 41 41 42 42 42
12 13 13.1 13.2 13.3 14 15 16 17 17.1 17.2 17.3	Static characteristics. Dynamic characteristics. Application information. Filter design considerations for PC1 and PC2 of the 74HCT9046A PLL design example. Further information. Package outline Abbreviations. Revision history. Legal information. Data sheet status Definitions. Disclaimers.	15 20 27 29 33 37 38 41 42 42 42 42

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

