











# POWER SUPPLY 15 - 30 V










DC-10AS 2.1mm Pin  
DC-10BS 2.5mm Pin

Part No. FC68148S  
Part No. FC68149S  
Add Suffix 'T' for taped.




For further information, contact [sales@cliffuk.co.uk](mailto:sales@cliffuk.co.uk)

Massstab	101.39%	Alexander C. Frank	Blatt : PowerSupply
Änderung	21.03.2023 09:22	<b>ETH</b> QUANTUMOPTICS	
Ausgabe	21.03.2023 09:22		
Datei	Tobimod-9.T3001		



Massstab	101.39%	Alexander C. Frank	Blatt : ARDUINO NANO EVERY
Änderung	21.03.2023 09:22	<b>ETH</b> QUANTUMOPTICS	
Ausgabe	21.03.2023 09:22		
Datei	Tobimod-9.T3001		



Massstab	101.39%	Alexander C. Frank	Blatt : AD9912ABC
Änderung	21.03.2023 09:22	<b>ETH</b> QUANTUMOPTICS	
Ausgabe	21.03.2023 09:22		
Datei	Tobimod-9.T3001		

Pin 37 :

If the CMOS driver is not used, AVDD3 (Pin 37) can be tied directly to the 1.8 V AVDD (Pin 36) and the CMOS driver powered down using Register 0x0010.











Figure 46. External Loop Filter for SYSCLK PLL

Table 6. Recommended Loop Filter Values for a Nominal 1.5 MHz SYSCLK PLL Loop Bandwidth


Multiplier	R1	Series C1	Shunt C2
<8	390 $\Omega$	1 nF	82 pF
10	470 $\Omega$	820 pF	56 pF
20	1 k $\Omega$	390 pF	27 pF
40 (default)	2.2 k $\Omega$	180 pF	10 pF
60	2.7 k $\Omega$	120 pF	5 pF



Massstab	101.39%	Alexander C. Frank	Blatt :LOG_DETECT
Änderung	21.03.2023 09:22	<b>ETH</b> QUANTUMOPTICS	
Ausgabe	21.03.2023 09:22		
Datei	Tobimod-9.T3001		



**FOR EXTERNAL REFERENCE**



Massstab	101.39%	Alexander C. Frank	Blatt : S-Parameters
Änderung	21.03.2023 09:22	<b>ETH</b> QUANTUMOPTICS	
Ausgabe	21.03.2023 09:22		
Datei	Tobimod-9.T3001		